In the process of designing FPGA based systems, HDL based design and schematic design are always adopted. These design paradigms can be very tedious and time-consuming during the design cycle. As a result, an algorithmic design paradigm is introduced. It is targeted to reduce the time-to-market and development cost.